REDUCING SYSTEM FOR MEMORY RESOURCES

Patent number:

JP62065136

Publication date:

1987-03-24

Inventor:

HATAGOSHI KAORU

Applicant:

FUJITSU LTD

Classification:

- international:

G06F9/34; G06F9/46; G06F9/34; G06F9/46; (IPC1-7):

G06F9/34; G06F9/46


- european:

Application number: JP19850204065 19850913 Priority number(s): JP19850204065 19850913

Report a data error here

Abstract of JP62065136

PURPOSE: To execute plural tasks and to provide the sufficient stacks to running tasks with a small number of memories by dividing a stack memory into an executing area and a waiting area and expanding sufficiently the executing area compared with the waiting area to control the storage of the base value for each priority of the running tasks. CONSTITUTION: A task control part 2-1 of a processor 2 refers to a control table 2-3 storing the task names, the priority levels, the running/waiting state, the current stack value, the stack base value of a waiting area 1-2, etc. as well as to a table 2-2 storing the base values of running stacks for each priority level. Then the part 2-1 transfers the base values stored in the table 2-2 according to the priority of the running tasks to an executing area 1-1 of a stack memory 1 which is larger enough than the area 1-2. When the execution is through with the relevant task, the base value of the task is transferred to the area 1-2. Thus plural tasks are executed with a small number of memories and the sufficient stacks can be provided to the running tasks.



Data supplied from the esp@cenet database - Worldwide